

# 20MHz, Low noise, Excellent EMI Immunity, Rail-to-rail I/O, Operational Amplifiers

#### ■ FEATURES (V<sup>+</sup> = 5V, Typical value)

Wide Gain Bandwidth
 20MHz
 Can White Gain Bandwidth

• Low Noise  $6nV/\sqrt{Hz}$  (f = 10kHz)

Enhanced C-Drive ™

- 1000pF High Capacitive Load Drive

- Maintains GBW 20MHz under High Capacitive Load

Input Offset Voltage Drift 0.5µV/°C

• Integrated EMI filter EMIRR = 64dB (f = 1.8GHz)

Input Tolerant

High Slew Rate
 10V/µs

• Rail-to-Rail Input and Output

• Unity-Gain stable

Supply VoltageInput Offset Voltage2.7V to 5.5V2.5mV max.

Input Bias Current1pA


Supply CurrentPackages2.3mA/chSOT-23-5

SOP8, MSOP8 (VSP8) DFN8-U1 (ESON8-U1)

#### **■ APPLICATIONS**

- Sensor Signal Conditioning
- High-Speed Cable Drivers
- Multi-Pole Active Filters
- Security
- Scanners
- Photodiode Amplifier
- ADC front ends

**■ TYPICAL APPLICATION** 



Transimpedance amplifier

#### **■ DESCRIPTION**

The NJU77580/NJU77582 are single and dual rail-to-rail input and output single supply OpAmp featuring wide bandwidth and low noise. The combination of very low noise (6nV√Hz at 10kHz), high-gain bandwidth (20MHz), and fast slew rate (10V/µs) make the devices ideal for a wide variety of applications, including signal conditioning and sensor amplification requiring high gains.


Low input bias current, low noise and low offset voltage drift of  $0.5\mu\text{V}/^{\circ}\text{C}$  performances are also excellent for filters, integrators, photodiode amplifiers, and high impedance sensors. The ability of rail-to-rail input and output enables the designers to buffer ADC, DAC, and other wide output swing devices in single-supply systems.

The Enhanced C-Drive <sup>™</sup> of NJU77580/NJU77582 can directly drive a 1000pF capacitive load, and can output an AC signal with little distortion even with a large capacitive load by suppressing the decrease in GBW. This feature is ideal for high-speed signal cable drivers and high-speed active filter circuits that are sensitive to wiring capacitance.

NJU77580/NJU77582 includes integrated EMI filter to reduce malfunctions caused by  $R_{\text{F}}$  noises from mobile phones and other wireless devices. And the input tolerant that allows the input voltage (Recommended: V+5.5V) that exceed positive supply voltage is ideal for design for robust industrial applications.


NJU77580/NJU77582 operates from supply range of 2.7V to 5.5V over the -55°C to 125°C extended industrial temperature range. The NJU77580 is available in 5-pin SOT-23-5 package. The NJU77582 is available in 8-pin SOP8, MSOP (VSP): meet JEDEC MO-187-DA type package, and DFN that is thin and 2mm square small package.

#### 1000pF Capacitive Load Drive





#### **■ BLOCK DIAGRAM**



## - PIN CONFIGURATIONS

PRODUCT NAME         NJU77580F         NJU77582G           PACKAGE         SOT-23-5         SOP8           Pin Functions              Imput 1	■ PIN CONFIGURATI	ONS			
Pin Functions  Pin Fu	PRODUCT NAME	NJU77580F	NJU77582G		
Pin Functions  Pin Functions  A -INPUT 2	PACKAGE	SOT-23-5	SOP8		
PACKAGE  MSOP8 (VSP8)  DFN8-U1 (ESON8-U1)  (Top View)  A OUTPUT 1	Pin Functions	OUTPUT 1 nde 5 v+	A OUTPUT 1 0 8 V+  A -INPUT 2 7 B OUTPUT  A +INPUT 3 6 B -INPUT		
Pin Functions  (Top View)  A OUTPUT 1	PRODUCT NAME	NJU77582R	NJU77582KU1		
Pin Functions  A OUTPUT 1 8 V+  A -INPUT 2	PACKAGE	MSOP8 (VSP8)	DFN8-U1 (ESON8-U1)		
* Connect to exposed pad to V <sup>-</sup>	Pin Functions	A OUTPUT 1 0 8 V+  A -INPUT 2 7 B OUTPUT  A +INPUT 3 6 B -INPUT	A OUTPUT  A -INPUT  2   Fad on Underside   Fad on U		

#### **■ PRODUCT NAME INFORMATION**



# **■ ORDERING INFORMATION**

PRODUCT NAME	PACKAGE	RoHS	HALOGEN- FREE	TERMINAL FINISH	MARKING	WEIGHT (mg)	MOQ (pcs)
NJU77580F (TE1)	SOT-23-5	Yes	Yes	Sn2Bi		15	3000
NJU77582G (TE2)	SOP8	Yes	Yes	Pure Sn	77582	88	2500
NJU77582R (TE1)	MSOP8 (VSP8)	Yes	Yes	Sn2Bi	77582	21	2000
NJU77582KU1 (TE3)	DFN8-U1 (ESON8-U1)	Yes	Yes	Sn2Bi	77582	5.3	3000



#### ■ ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V+ - V-	7	V
Input Voltage <sup>(1)</sup>	VIN	V⁻ − 0.3 to V⁻ + 7	V
Input Current (1)	I <sub>IN</sub>	10	mA
Output Terminal Input Voltage (2)	Vo	V <sup>-</sup> – 0.3 to V <sup>+</sup> + 0.3	V
Differential Input Voltage (3)	VID	±7	V
Output Short-Circuit Duration (4)		Continuous	
Power Dissipation (T <sub>a</sub> = 25°C)		2-Layer / 4-Layer (5)	
SOT-23-5 SOP8 MSOP8 (VSP8) DFN8-U1 (ESON8-U1)	P <sub>D</sub>	480 / 650 690 / 1000 500 / 660 450 / 1200 <sup>(6)</sup>	mW
Storage Temperature	T <sub>stg</sub>	-65 to 150	°C
Junction Temperature	Tj	150	°C

- (1) Input voltages below the negative supply voltage will be clamped by ESD protection diodes. If the input voltage lower than V<sup>-</sup> 0.3V, the current must be limited 10 mA or less by using a restriction resistance.
- (2) The output terminal input voltage is limited at 7V.
- (3) Differential voltage is the voltage difference between +INPUT and -INPUT.
- (4) Short-circuit can cause excessive heating and destructive dissipation.
- (5) 2-Layer: Mounted on glass epoxy board (76.2 mm × 114.3 mm × 1.6 mm: based on EIA/JEDEC standard, 2-Layer FR-4).
  4-Layer: Mounted on glass epoxy board (76.2 mm × 114.3 mm × 1.6 mm: based on EIA/JEDEC standard, 4-Layer FR-4), internal Cu area: 74.2 mm.
- (6) 2-Layer: Mounted on glass epoxy board (101.5 mm × 114.5 mm × 1.6 mm: based on EIA/JEDEC standard, 2-Layer FR-4) with exposed pad. 4-Layer: Mounted on glass epoxy board (101.5 mm × 114.5 mm × 1.6 mm: based on EIA/JEDEC standard, 4-Layer FR-4) with exposed pad. (For 4-layer: Applying 99.5 mm × 99.5 mm inner Cu area and a thermal via hole to a board based on JEDEC standard JESD51-5.)

#### **■ RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNIT		
Supply Voltage	V+ - V-		2.7 to 5.5	V		
Input Voltage	V <sub>IN</sub>	Closed-Loop Gain ≥ 1	V⁻ − 0.3 to V⁻ + 5.5	V		
Operating Temperature	Topr		-55 to 125	°C		

#### **■ TYPICAL APPLICATIONS**



Non-inverting amplifier

Inverting amplifier



# **■ ELECTRICAL CHARACTERISTICS**

 $(V^+ = 2.7V \text{ to } 5.5V, V^- = 0V, R_L = 10k\Omega \text{ to } V^+/2, T_a = 25^{\circ}C, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS						
Input Offset Voltage	V <sub>IO</sub>	$V_{COM} = V^-$	-	0.5	2.5	mV
Input Bias Current	lΒ		-	1	-	рА
Input Offset Current	lıo		-	1	-	рА
Input Offset Voltage Drift	ΔV <sub>IO</sub> /ΔΤ	V <sub>COM</sub> = 0V	-	0.5	-	μV/°C
Input Resistance	Rıc		-	70	-	GΩ
Input Capacitance	CIN		-	5	-	pF
Open-Loop Voltage Gain	A <sub>V</sub>	$V^{+} = 5.5V$ , $R_{L} = 10k\Omega$ , $V_{O} = V^{-} - 0.3V$ to $V^{+} - 0.3V$	80	100	-	dB
Common-Mode Rejection Ratio	CMR	$V^+ = 5.5V$ , $V_{COM} = V^ 0.2V$ to $V^+ - 2V$	70	90	-	dB
Continon-wode Rejection Ratio	CIVIR	$V^+ = 5.5V$ , $V_{COM} = V^ 0.2V$ to $V^+ + 0.2V$ (7)	60	80	-	dB
Common-Mode Input Voltage Range	V <sub>ICM</sub>	Guaranteed by CMR	V <sup>-</sup> - 0.2	-	V <sup>+</sup> + 0.2 <sup>(7)</sup>	V
OUTPUT CHARACTERISTICS						
High-level Output Voltage	Vон	$V^{+} = 5.5V$ , $R_{L} = 10k\Omega$ to $V^{+}/2$	-	V+ - 0.005	V+ - 0.050	V
r light-level Output voltage	VOH	$V^{+} = 2.7V$ , $R_{L} = 10k\Omega$ to $V^{+}/2$	-	V+ - 0.002	V+ - 0.050	V
Low-level Output Voltage	V <sub>OL</sub>	$V^{+} = 5.5V$ , $R_{L} = 10k\Omega$ to $V^{+}/2$	-	7	50	mV
Low-level Output Voltage	VOL	$V^{+} = 2.7V$ , $R_{L} = 10k\Omega$ to $V^{+}/2$	-	2	50	mV
Output Impedance	Zo	$V^{+} = 5V, f = 1MHz$	-	90	-	Ω
Output Short-Circuit Current	Isc	V+ = 5V, Source / Sink	-	50/50	-	mA
POWER SUPPLY						
Supply Current per Amplifier	louppuy	$V^{+} = 5V, V_{COM} = 0V, V^{+}$	-	2.3	3.8	mA
Supply Current per Ampliner	ISUPPLY	$V^+ = 2.7V$ , $V_{COM} = 0V$ , $V^+$	-	2.0	3.5	mA
Supply Voltage Rejection Ratio	SVR	$V^+ = 2.7 \text{ to } 5.5 \text{V}, V_{\text{COM}} = 0 \text{V}, V^+$	70	90	-	dB
AC CHARACTERISTICS (V+ = 5V, Vo	$COM = V^{+}/2$					
Slew Rate	SR	$C_L = 50pF$ , $V_{IN} = 4V_{PP}$ , $Gain = 1$	-	10	-	V/µs
Gain Bandwidth Product	GBW	C <sub>L</sub> = 50pF	-	20	-	MHz
Settling Time 0.1%	ts	$C_L = 50pF, V_{IN} = 4V_{PP}, Gain = 1$	-	0.7	-	μs
Phase Margin	_	C <sub>L</sub> = 10pF	-	60	-	Deg
Filase iviaigiii	$\Phi_{M}$	C <sub>L</sub> = 50pF	-	45	-	Deg
Total Harmonic Distortion + Noise	THD+N	$f = 1kHz$ , $V_0 = 1.5Vrms$	-	0.005	-	%
	V <sub>NI</sub>	f = 0.1Hz to 10Hz	-	1.4	-	μV <sub>PP</sub>
Equivalent Input Noise Voltage		f = 1kHz	-	7	-	nV/√Hz
	<b>e</b> n	f = 10kHz	-	6	-	nV/√Hz
Channel Separation	CS	NJU77582, f = 1kHz	-	120	-	dB

<sup>(7)</sup> V++0.2V value is limited at 5.5V.





#### **■ THERMAL CHARACTERISTICS**

PACKAGE		VALUE	UNIT
Junction-to-Ambient Thermal Resistance		2-Layer / 4-Layer <sup>(8)</sup>	
SOT-23-5 SOP8 MSOP8 (VSP8) DFN8-U1 (ESON8-U1)	Оја	260 / 192 181 / 125 250 / 189 278 / 104 <sup>(9)</sup>	°C/W
Junction-to-Top of Package Characterization Parameter		2-Layer / 4-Layer <sup>(8)</sup>	
SOT-23-5 SOP8 MSOP8 (VSP8) DFN8-U1 (ESON8-U1)	Ψjt	67 / 58 49 / 43 62 / 53 42 / 25 <sup>(9)</sup>	°C/W

<sup>(8) 2-</sup>Layer: Mounted on glass epoxy board (76.2 mm × 114.3 mm × 1.6 mm: based on EIA/JEDEC standard, 2-Layer FR-4).
4-Layer: Mounted on glass epoxy board (76.2 mm × 114.3 mm × 1.6 mm: based on EIA/JEDEC standard, 4-Layer FR-4), internal Cu area: 74.2 mm × 74.2 mm.


#### ■ POWER DISSIPATION vs. AMBIENT TEMPERATURE








<sup>(9) 2-</sup>Layer: Mounted on glass epoxy board (101.5 mm × 114.5 mm × 1.6 mm: based on EIA/JEDEC standard, 2-Layer FR-4) with exposed pad. 4-Layer: Mounted on glass epoxy board (101.5 mm × 114.5 mm × 1.6 mm: based on EIA/JEDEC standard, 4-Layer FR-4) with exposed pad. (For 4-layer: Applying 99.5 mm × 99.5 mm inner Cu area and a thermal via hole to a board based on JEDEC standard JESD51-5.)





















ver.1.0





















ver.1.0 www.njr.com




















-8-










Common-Mode Input Voltage [V]













- 9 -












ver.1.0



# **■ TEST CIRCUITS**

• Isupply, Vio, CMR, SVR  $R_G = 50\Omega, R_F = 50k\Omega$ 



$$V_{IO} = \frac{R_G}{(R_G + R_F)} \times (V_O - V_{REF})$$

$$CMR = 20log \frac{\Delta V_{COM} \left(1 + \frac{R_F}{R_G}\right)}{\Delta V_{O}}$$


$$\begin{aligned} &SVR = 20log \frac{\Delta V_S \left(1 + \frac{R_E}{R_G}\right)}{\Delta V_O} \\ &V_S = V^* - V^* \\ &V_{REF} = V_S \ / \ 2 \end{aligned}$$


• Voh, Vol

$$\begin{split} &V_S = \left(V^+ - V^*\right)/2 \\ &V_{OH}, Vin+ = 1V, Vin- = 0V, V_{COM} = V_S/2 \\ &V_{OL}, Vin+ = 0V, Vin- = 1V, V_{COM} = V_S/2, V- V_{COM} = V_S/2,$$




$$R_G = 1k\Omega$$
,  $R_F = 100k\Omega$ 





• SR

$$R_L = 100k\Omega$$





#### **Single and Dual Supply Voltage Operation**

The NJU7758x series works with both single supply and dual supply when the voltage supplied is between V<sup>+</sup> and V<sup>-</sup>. These amplifiers operate from single 2.7V to 5.5V supply and dual  $\pm 1.35$ V to  $\pm 2.75$ V supply. The power supply pin should have bypass capacitor (i.e.  $0.1\mu$ F).

#### No Phase Reversal

The NJU7758x series are designed to prevent phase reversal at the input voltage above the supply voltage. Figure 1 shows no phase reversal characteristics with the input voltage exceeding the supply voltage.





Figure 1. No phase reversal

#### **Power-on Time**

ver.1.0

The NJU7758x series typically require a power-on time of 10µs (Figure2). Power-on time depends on the supply voltage, bypass capacitor, impedance of supply source and impedance other devices. While settling time, IC is unstable, such as output voltage.



#### Rail-to-Rail Input

The input stage of NJU7758x series has two input differential pairs, PMOS and NMOS (Figure3). When the commonmode input voltage is from 200mV below the negative supply voltage to the typically (V<sup>+</sup>) – 1.3V, the PMOS pair is active. When the common-mode input voltage close to the positive supply, typically (V<sup>+</sup>) – 1.3V to 200mV above positive supply, the NMOS pair is active. In the transition region, the performance of offset voltage, as shown in figure4, offset voltage drift, CMR, SVR and THD is slightly degraded.




Figure 3. Simplified Schematic of Input Stage




Figure 4. Offset Voltage change with common-mode input voltage.

For the best performance design is inverting amplifier shown in Figure 5. Inverting amplifier has a constant common-mode voltage equal to Vref. If Vref voltage is constant and is chosen to avoid transition region, output will be best linearity performance.




Figure 5. Inverting Amplifier



#### **Input Tolerant**

In general, common Op-Amp is protected by internal ESD diode that is connected from input pin to both the positive and negative power supply. In a buffer configuration, when input exceeds either supply voltage, ESD diode will be forward biased and current. If the current is high enough, even when input current over long periods of time or even short periods of time, can shift the electrical characteristics beyond the data sheet's guaranteed limits, or cause a permanent failure of the op amp.

The input of the NJU7758x series has an ESD protection as shown in Figure 3. The input bias current is minimized in the input voltage even in operating voltage range and exceeding the V<sup>+</sup> supply, and the Op-Amp is protected from overvoltage current (Figure6).

The maximum input voltage is absolute maximum rating of  $V^- + 7V$ , but usually recommend design so that the input voltage is up to  $V^- + 5.5V$ .





Figure 6. Input bias current vs. input voltage

NJU7758x series protects the input pin from overvoltage by shunting the overvoltage current to the  $V^-$  supply rail. When the input voltage for  $V^- - 0.3V$  to  $V^- + 7V$ , the ESD protection is not activate and minimize the input bias current (Figure6).

For the input voltage 300mV below the negative supply voltage, the ESD protection operates to protect the input terminal. At this moment, the current flowing in protection element is allowed up to 10 mA.

Momentary voltages above  $V^- + 7V$ , the ESD protection also activate, and clamp inputs, but cannot protect against overvoltage excepting ESD.

In some applications, it may be necessary to prevent excessive overvoltage. Figure6 is example to protect input transistors. The external resistors R1, R2 limit the current through external diodes D1, D2.



$$(R1, R2) > \frac{V^{-}(V1, V2)}{10mA}$$

$$(R1, R2) > \frac{(V1, V2)-V^+}{I_F}$$

I<sub>F</sub>:Forward current of external diode.

Figure 7. Example of input protection

#### **Power Supply Protection for Overvoltage Condition**

In general, many power supplies cannot sink current. If nothing within the circuit can sink the overvoltage current, if the overvoltage occurs with the supplies powered on, in the ESD diode protection Op-Amp, the supply voltage can exceed the intended operating voltage of the system. Figure 8 compares the output voltage of a conventional Op-Amp and NJU7758x series, when a signal is applied to the input terminal when the power supply voltage is OFF. In conventional Op-Amp, the output voltage is generated according to the input voltage. This output voltage will input an unexpected signal to the device connected to the subsequent stage of Op-Amp, which may cause malfunction or damage. Since NJU7758x series prevents the positive overvoltage current flowing through to power supply terminal and rising power supply voltage and keep the output voltage at 0V.




Figure8. Example of input protection



# Power Supply Protection for Overvoltage Condition (Continues)

The input tolerant function of the NJU7758x series prevents unexpected signal input to subsequent devices such as AD converters, or prevents applied voltage that can damage subsequent devices (Figure9a, Figure9b).




Figure9a. Conventional Op-Amp

Output voltage is generated when voltage is applied to the input terminal when the power is OFF.

In some cases, subsequent devices will be damaged.




Figure9b. NJU7758x Series

The output voltage is 0V when the voltage is applied to the input terminal when the power is OFF.

Input tolerant function protects subsequent devices.

#### **Enhanced C-Drive** ™

A typical high-speed Op-Amp causes a phase lag and a decrease in gain bandwidth product (GBW) when the capacitive load increases due to pattern wiring or cable routing. The phase lag causes ringing and overshoot in the step response, and the decrease in GBW results in a decrease in the amplification factor at AC output signals. The NJU7758x series uses *Enhanced C-Drive* TM technology to minimize performance degradation under such capacitive loads.

Figure 10 shows a comparison of the phase margins of a typical Op-Amp and an *Enhanced C-Drive* <sup>TM</sup> Op-Amp due to a capacitive load. A typical Op-Amp has a phase margin of less than 30 degree with a capacitive load of 100pF, whereas an *Enhanced C-Drive* <sup>TM</sup> Op-Amp has a similar phase margin at 1000pF.




Figure 10. Suppresses the decrease in phase margin due to capacitive load

Some conventional Op-Amps have a reduced GBW as increasing capacitive load, causes a decrease in amplitude and distortion of the AC output signals. As shown in Figure 11, the *Enhanced C-Drive* <sup>TM</sup> Op-Amp can output an AC signal with little distortion even with a large capacitive load by suppressing the decrease in GBW.

The NJU7758x series eliminates the necessary to consider pattern wiring and cable capacity when designing sets that requires high-speed response, making it possible to reduce the mounting area and design period.




Figure 11. Suppresses the decrease of GBW due to capacitive load



#### **Capacitive Load**

The NJU7758x series can use at unity gain follower. The unity gain follower is the most sensitive configuration to capacitive load, but Enhanced C-Drive  $^{\text{TM}}$  technology minimizes performance degradation under capacitive loads. The NJU7758x series is unity gain stable for capacitive loads of 1000pF. To drive heavier capacitive loads, an isolation resistor,  $R_{\text{ISO}}$  as shown Figure12, should be used.  $R_{\text{ISO}}$  improves the feedback loop's phase margin by making the output load resistive at higher frequencies. The larger the value of  $R_{\text{ISO}}$ , the more stable the output voltage will be. However, larger values of  $R_{\text{ISO}}$  result in reduced output swing, reduced output current drive and reduced frequency bandwidth (Figure13).




Figure 12. Isolating capacitive load





Figure 13. Gain peaking with  $R_{\text{ISO}}$ 

#### **Capacitive Load (Continues)**

Figure 14 shows the isolation circuit with  $R_{\rm ISO}$ ,  $R_{\rm F}$  and  $C_{\rm C}$ . Minimize the effect of voltage drop due to  $R_{\rm ISO}$  and output current.



 $R_{ISO}$  is more than  $100\Omega$ 

Figure 14. Isolating capacitive load with RISO, RF and CC

#### Low noise voltage and input offset voltage drift

The NJU7758x series features very low noise performance (Figure15). The equivalent input noise voltage at 10kHz is 6nV /  $\sqrt{\text{Hz}}$ , and the Peak-to-Peak noise of 0.1Hz to 20MHz is only 260 $\mu$ V<sub>PP</sub>.

In addition, the change in input offset voltage due to temperature change becomes ultra-low frequency noise of 0.1Hz or less, and appears as fluctuation of output voltage. The temperature change of the input offset voltage of the NJU7758x is 0.5uV/°C (typ.) (Figure16), which means an ultra-low frequency noise of 90uV at a temperature change of -55 °C to 125 °C. The sum of these two noise voltages is 350uV for the NJU7758x series, which is equivalent to 1 / 2 LSB of a 12bit ADC. The NJU7758x series is also compatible with high-precision, high-speed AD converters.




Figure 15. Equivalent input noise voltage



#### Low noise voltage and offset voltage drift (Continues)





Figure 16. Input offset voltage drift vs. temperature

#### **Terminating unused Op-Amps**

Figure 17 shows examples of common method of terminating uncommitted operational amplifiers with using dual or quad. Improper termination can be result increase supply current, heating and noise in Op-Amps.







Figure 17. Terminating unused Op-Amps

#### **Differential Amplifier**

Figure 18 shows a one Op-Amp differential amplifier that consists of the single Op-Amp and four external resistors. Differential amplifier amplifies the difference between its two input pins, and rejects the common-mode input voltage at both input pins. This is used in variety of applications including current sensing, differential to single-end converter, isolation amplifier to remove common-mode noise.



$$Vout = \left(\frac{R1 + R2}{R3 + R4}\right) \frac{R4}{R1} V2 - \frac{R2}{R1} V1 + \left(\frac{R1 + R2}{R3 + R4}\right) \frac{R3}{R1} Vref$$

R1 = R3, R2 = R4

$$Vout = \frac{R2}{R1}(v_2-v_1) + v_{ref}$$

Figure 18. Differential Amplifier

The differential amplifier's common-mode rejection ratio (CMR) is primarily determined by resistor mismatches, not by the Op-Amp's CMR. Ideally, the resistors are chosen such that R2/R1 = R4/R3. The CMR due to the resistors in differential amplifier can be calculated using the below formula:

$$\begin{array}{ll} CMR_{R\_error} & \approx & 20log\left(\frac{1+\frac{R^2}{4R}}{4R_{error}}\right) \\ CMR_{R\_error} & = CMR \ due \ only \ to \ the \ resistors \\ R_{error} & = Resistor's \ tolerance \end{array}$$

#### Example:


will only be 34dB.

R2 / R1 = 1 and  $R_{error} = 0.1\%$ , then CMR = 54dB R2 / R1 = 1 and  $R_{error} = 1\%$ , then CMR = 34dB If using resistors with 1% tolerance and gain = 1, the CMR



#### **Instrumentation Amplifier**

The instrumentation amplifier is suitable for requiring high input impedance and high common mode noise rejection at high gains. Figure 19 and Figure 20 is instrumentation amplifier using two or three Op-Amp. Supply the reference voltage (Vref) with a low impedance source to keep accuracy.




Vout= 
$$\left(1 + \frac{R4}{R3} + \frac{2R4}{R_c}\right)$$
 (V2-V1)+Vref

R1=R4, R2=R3

$$CMR_{R\_error} \approx 20log \left( \frac{1 + \frac{R4}{R3} + \frac{2R4}{R_G}}{4R_{error}} \right)$$

Figure 19. Instrumentation Amplifier with two Op-Amp



$$Vout = \left(1 + \frac{2R2}{R1}\right) \left(\frac{R5}{R4}\right) + Vref$$

R2=R3, R4=R6, R5=R7

$$CMR_{R\_error} \approx 20log \left( \frac{R1 + 2R2}{R1} \times \frac{1 + \frac{R5}{R4}}{4R_{error}} \right)$$

Figure 20. Instrumentation Amplifier with three Op-Amp

#### **Current Sensing**

Current sensing applications are one such application in a wide range of electronic applications and mostly used for feedback control systems, including power metering battery life indicators and chargers, over- current protection and supervising circuit, automotive, and medical equipment. In such applications, it is desirable to use a shunt with very low resistance to minimize the series voltage drop and minimizes wasted power, and allows the measurement of high current. The NJU7758x series is ideal for these current sensing applications.

Figure 21 shows a high-side current sensing circuit, and Figure 22 shows a low-side current sensing circuit. The NJU7758x series has rail-to-rail input and output characteristics, thus allows the both of high-side and low-side current sensing circuit.

The differential amplifier's common-mode rejection ratio (CMR) is primarily determined by resistor mismatches. For details, refer to differential amplifiers in the application note.




Figure 21. High-Side Current Sensing





Figure 22. Low-Side Current Sensing



#### **Transimpedance Amplifier**

The features high input impedance with CMOS input and low power can be used for transimpedance amplifier applications shown in Figure 23. The output voltage of amplifier is given by the equation  $V_{OUT} = I_{IN} \cdot R_F$ . Since the output voltage swing of amplifier is limited,  $R_F$  should be selected such that all possible values of  $I_{IN}$  can be detected.




 $C_{IN}$ : Op-Amp input capacitance Figure 23. Transimpedance amplifier

The  $C_D$ ,  $C_{IN}$  and  $R_F$  generate a phase lag which causes gain-peaking and can destabilized circuit. The essential component for obtaining a maximally flat response is a feedback capacitor  $C_F$ .  $C_F$  is usually added in parallel with  $R_F$  to maintain circuit stability and to control the frequency response. To maximally flat, 2nd order response,  $R_F$  and  $C_F$  should be chosen by using below equation.

$$C_F = \sqrt{\frac{C_{IN} + C_D}{GBW \times 2\pi \times R_F}}$$

#### Sallen-Key 2nd-Order Active Low-Pass Filter

The Sallen-Key 2nd-order active low-pass filter is shown in Figure 24. It can be used for a multiple pole filter required high attenuation.



R=R1=R2 , C=C1=C2

Q: Quality factor , GDC: DC Gain

$$f_{-3dB} = \frac{1}{2\pi RC}$$
,  $Q = \frac{1}{3 - G_{DC}}$ ,  $G_{DC} = 1 + \frac{R4}{R3} = 3 - \frac{1}{Q}$ 

Figure 24. Sallen-Key 2nd-Order Low-Pass Filter


#### **EMIRR (EMI Rejection Ratio) Definition**

EMIRR is a parameter indicating the EMI robustness of an Op-Amp. The definition of EMIRR is given by the following equation1.

$$EMIRR = 20 \cdot log \left( \frac{V_{RF\_PEAK}}{|\Delta V_{IO}|} \right) --- eq.1$$

 $V_{RF\_PEAK}$ : RF Signal Amplitude [V<sub>P</sub>]  $\Delta V_{IO}$ : Input offset voltage shift quantity [V]

The tolerance of the RF signal can be grasped by measuring an RF signal and offset voltage shift quantity. Offset voltage shift is small so that a value of EMIRR is big. And it understands that the tolerance for the RF signal is high. In addition, about the input offset voltage shift with the RF signal, there is the thinking that influence applied to the input terminal is dominant. Therefore, generally the EMIRR becomes value that applied an RF signal to +INPUT terminal.




\*For details, refer to "Application Note for EMI Immunity" in our HP: http://www.njr.com/





**SOT-23-5** 


Unit: mm

# ■ PACKAGE DIMENSIONS













# SOP8

Unit: mm

# ■ PACKAGE DIMENSIONS




		INCH		MILLIMETER		R	
DESCRIPTION	SYMBOL	MIN	NCM	MAX	MIN	NCM	MAX
TOTAL THICKNESS	Α	.053		.069	1.35		1.75
STAND OFF	A1	.004		.010	0.10		0.25
MOLD THICKNESS	A2	.049		-	1.25		-
LEAD WIDTH	b	.014		.019	0.35		0.49
L/F THICKNESS	С	.007		.010	0.19		0.25
BODY SIZE	D	. 189		. 197	4.80		5.00
B0D1 312L	E1	.150		. 157	3.80		4.00
	Е	. 228		. 244	5.80		6.20
LEAD PITCH	е	. (	50 BSC			1.27 BS	SC .
	L	.015		.049	0.40		1.25
	h	.010		.020	0.25		0.50
		0 °		7 °	0 °		7 °
	1	5 °		15 °	5 °		15 °
	2	2 °	7 °	12 °	2 °	7 °	12 °
LEAD EDGE OFFSET	0	0		.010		0.25	
LEAD OFFSET	bbb	.010		0.25			
COPLANARITY	CCC	. 004			0.10		





SOP8

Unit: mm








# MSOP8 JEDEC MO-187-DA


Unit: mm

# ■ PACKAGE DIMENSIONS














# DFN8-U1


Unit: mm

# ■ PACKAGE DIMENSIONS












# **SOT-23-5**

#### **■ PACKING SPEC**


Unit: mm

#### **TAPING DIMENSIONS**




SYMBOL	DIMENSION	REMARKS
А	3.3±0.1	BOTTOM DIMENSION
В	3.2±0.1	BOTTOM DIMENSION
D0	1.55	
D1	1.05	
Е	$1.75 \pm 0.1$	
F	$3.5 \pm 0.05$	
P0	4.0 ± 0.1	
P1	$4.0 \pm 0.1$	
P2	$2.0 \pm 0.05$	
Т	$0.25 \pm 0.05$	
T2	1.82	
K0	1.5 ± 0.1	
W	$8.0 \pm 0.3$	
W1	5.5	THICKNESS 0.1MAX


#### **REEL DIMENSIONS**



SYMBOL	DIMENSION
А	180 ± 1
В	60 ± 1
С	$13 \pm 0.2$
D	$21 \pm 0.8$
E	2±0.5
W	$9 \pm 0.5$
W1	$1.2 \pm 0.2$

#### **TAPING STATE**








# SOP8


# **■ PACKING SPEC**


Unit: mm

#### **REEL DIMENSIONS / TAPING DIMENSIONS**



#### **TAPING STATE**








# MSOP8 MEET JEDEC MO-187-DA

# **■ PACKING SPEC**


Unit: mm

#### **TAPING DIMENSIONS**




SYMBOL	DIMENSION	REMARKS
А	4.4	BOTTOM DIMENSION
В	3.2	BOTTOM DIMENSION
DO	1.5 +0.1	
D1	1.5 +0.1	
E	1.75 ± 0.1	
F	$5.5 \pm 0.05$	
P0	$4.0 \pm 0.1$	
P1	$8.0 \pm 0.1$	
P2	$2.0 \pm 0.05$	
Т	$0.30 \pm 0.05$	
T2	2.0 (MAX.)	
W	$12.0 \pm 0.3$	
W1	9.5	THICKNESS 0.1max


#### **REEL DIMENSIONS**



SYMBOL	DIMENSION
Α	254 ± 2
В	100 ± 1
С	13 ± 0.2
D	21 ± 0.8
Е	2±0.5
W 13.5 ± 0.5	
W1	$2.0 \pm 0.2$

#### **TAPING STATE**








# DFN8-U1

# **■ PACKING SPEC**


Unit: mm

#### **TAPING DIMENSIONS**




SYMBOL	DIMENSION	REMARKS
Α	$2.25 \pm 0.05$	BOTTOM DIMENSION
В	$2.25 \pm 0.05$	BOTTOM DIMENSION
D0	1.5 +0.1	
D1	$0.5 \pm 0.1$	
Е	$1.75 \pm 0.1$	
F	$3.5 \pm 0.05$	
P0	$4.0 \pm 0.1$	
P1	$4.0 \pm 0.1$	
P2	$2.0 \pm 0.05$	
Т	$0.25 \pm 0.05$	
T2	$1.00 \pm 0.07$	
K0	$0.65 \pm 0.05$	
W	$8.0 \pm 0.2$	
W1	5.5	THICKNESS 0.1max


#### **REEL DIMENSIONS**



SYMBOL	DIMENSION
Α	180 0
В	60 +1
С	13 ± 0.2
D	21 ± 0.8
Е	2±0.5
W	9 +0.3
W1	1.2

#### **TAPING STATE**








#### ■ RECOMMENDED MOUNTING METHOD

# **INFRARED REFLOW SOLDERING PROFILE**



а	Temperature ramping rate	1 to 4°C/s
b	Pre-heating temperature	150 to 180°C
В	Pre-heating time	60 to 120s
С	Temperature ramp rate	1 to 4°C/s
d	220°C or higher time	shorter than 60s
е	230°C or higher time	shorter than 40s
f	Peak temperature	lower than 260°C
g	Temperature ramping rate	1 to 6°C/s

The temperature indicates at the surface of mold package.

#### **■ REVISION HISTORY**

DATE	REVISION	CHANGES
February 19, 2021	Ver.1.0	Initial release



#### [CAUTION]

- NJR strives to produce reliable and high quality semiconductors. NJR's semiconductors are intended for specific applications and require proper maintenance and handling. To enhance the performance and service of NJR's semiconductors, the devices, machinery or equipment into which they are integrated should undergo preventative maintenance and inspection at regularly scheduled intervals. Failure to properly maintain equipment and machinery incorporating these products can result in catastrophic system failures
- The specifications on this datasheet are only given for information without any guarantee as regards either mistakes or omissions.
  The application circuits in this datasheet are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial property rights.
  All other trademarks mentioned herein are the property of their respective companies.
- 3. To ensure the highest levels of reliability, NJR products must always be properly handled.

  The introduction of external contaminants (e.g. dust, oil or cosmetics) can result in failures of semiconductor products.
- NJR offers a variety of semiconductor products intended for particular applications. It is important that you select the proper component for your intended application. You may contact NJR's Sale's Office if you are uncertain about the products listed in this datasheet.
- 5. Special care is required in designing devices, machinery or equipment which demand high levels of reliability. This is particularly important when designing critical components or systems whose failure can foreseeably result in situations that could adversely affect health or safety. In designing such critical devices, equipment or machinery, careful consideration should be given to amongst other things, their safety design, fail-safe design, back-up and redundancy systems, and diffusion design.
- 6. The products listed in this datasheet may not be appropriate for use in certain equipment where reliability is critical or where the products may be subjected to extreme conditions. You should consult our sales office before using the products in any of the following types of equipment.
  - · Aerospace Equipment
  - · Equipment Used in the Deep Sea
  - · Power Generator Control Equipment (Nuclear, steam, hydraulic, etc.)
  - · Life Maintenance Medical Equipment
  - · Fire Alarms / Intruder Detectors
  - · Vehicle Control Equipment (Airplane, railroad, ship, etc.)
  - · Various Safety Devices
- 7. NJR's products have been designed and tested to function within controlled environmental conditions. Do not use products under conditions that deviate from methods or applications specified in this datasheet. Failure to employ the products in the proper applications can lead to deterioration, destruction or failure of the products. NJR shall not be responsible for any bodily injury, fires or accident, property damage or any consequential damages resulting from misuse or misapplication of the products. The products are sold without warranty of any kind, either express or implied, including but not limited to any implied warranty of merchantability or fitness for a particular purpose.
- 8. Warning for handling Gallium and Arsenic (GaAs) Products (Applying to GaAs MMIC, Photo Reflector). These products use Gallium (Ga) and Arsenic (As) which are specified as poisonous chemicals by law. For the prevention of a hazard, do not burn, destroy, or process chemically to make them as gas or power. When the product is disposed of, please follow the related regulation and do not mix this with general industrial waste or household waste.
- 9. The product specifications and descriptions listed in this datasheet are subject to change at any time, without notice.

